

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/899,916	07/09/2001	Simon Tam	110031	4508	
25944 75	90 04/19/2004		EXAMINER		
OLIFF & BERRIDGE, PLC			LIANG, I	LIANG, REGINA	
P.O. BOX 19928 ALEXANDRIA, VA 22320			ART UNIT	PAPER NUMBER	
ADDA HOM	i, VII 22320		2674	19	
			DATE MAILED: 04/19/200-	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

e ·B		Application No.	Applicant(s)				
•		09/899,916	TAM, SIMON				
•	Office Action Summary	Examiner	Art Unit				
		Regina Liang	2674				
Period fo	The MAILING DATE of this communication	n appears on the cover shee	t with the correspondence ac	ddress			
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATION Insions of time may be available under the provisions of 37 CI SIX (6) MONTHS from the mailing date of this communication In period for reply specified above is less than thirty (30) days, In period for reply is specified above, the maximum statutory property in the set or extended period for reply will, by a reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, main. a reply within the statutory minimum overiod will apply and will expire SIX (6) statute, cause the application to become	by a reply be timely filed  f thirty (30) days will be considered time  MONTHS from the mailing date of this one ABANDONED (35 U.S.C. § 133).				
Status							
1)[🛛	Responsive to communication(s) filed on	06 April 2004.					
		This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
4)⊠ 5)⊠ 6)⊠ 7)⊠	Claim(s) 35-75 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) 35-46 and 49-58 is/are allowed.  Claim(s) 47,48,59-61,63 and 65-71 is/are rejected.  Claim(s) 62, 64, 72-75 is/are objected to.  Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
10)	The specification is objected to by the Exa The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	accepted or b) objected or the drawing(s) be held in abour orrection is required if the draw	eyance. See 37 CFR 1.85(a). ving(s) is objected to. See 37 C	` '			
Priority (	under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for for All b) Some * c) None of:  1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Business the attached detailed Office action for a	ments have been received. ments have been received i priority documents have be ureau (PCT Rule 17.2(a)).	n Application No een received in this National	l Stage			
Attachmen		<b>∆</b> □ 1-4	ow Summan (PTO 442)				
2) Notice 3) Information	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-946 mation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date	B/08) Paper 5) Notice	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PT	O-152)			

#### **DETAILED ACTION**

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

## Claim Rejections - 35 USC § 102

2. Claims 69, 70 are rejected under 35 U.S.C. 102(b) as being anticipated by Ikeda (US. PAT. NO. 5,714,968).

As to claim 69, Fig. 9 of Ikeda teaches a driving method to drive a driving circuit for a current driven element (1), comprising a first step for setting a first operating voltage of a first transistor (17) and a second operating voltage of a second transistor (16) by flowing a data current to a data signal, and a second step for supplying a driving current to the current driven element through the first transistor and the second transistor (col. 8, line 16 to col. 9, line 16).

As to claim 70, Ikeda teaches in the first step, the first and second transistors (16, 17) act as diodes (the current flows in one direction).

## Claim Rejections - 35 USC § 103

3. Claims 59-61, 63, 65-68, 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ikeda.

As to claim 59, Ikeda does not disclose the first transistor being an n-channel transistor, the second transistor being a p-channel transistor. However, Ikeda suggests that the first and second transistor can be an n-channel transistor, a p-channel transistor or a bipolar junction transistor (col. 9, lines 8-16). Thus, it would have been obvious to one having ordinary skill in

Application/Control Number: 09/899,916

Art Unit: 2674

the art at the time the invention was made to modify the first transistor and the second transistor of Ikeda to be a n-channel transistor and a p-channel transistor as claimed so as to provide a drive circuit which is capable of driving the current dependent element with a reduced current and voltage.

As to claims 60, 61, Fig. 9 of Ikeda teaches the driver circuit having a first storage capacitor and a second storage capacitor (18, 19), and the first storage capacitor (19) being disposed between a first source (9) and the first gate of the first transistor (17), the second storage capacitor (18) being disposed between a second source (9) and the second gate of the second transistor (16).

As to claim 63, Fig. 9 of Ikeda teaches a switching device (14, 15) controlling electrical connection between the current source of the data current (3) and one of the first and second transistors.

As to claim 65, Fig. 9 of Ikeda teaches a switching device (14, 15) controlling electrical connection between the first source (12) and first gate (17), and controlling electrical connection between the second source (130 and the second gate (16).

As to claim 66, Ikeda teaches the transistor comprising polysilicon TFT (col. 10, lines 26-28).

As to claim 67, Ikeda teaches the current driven element (1) being an EL element.

As to claim 68, Fig. 9 of Ikeda shows the first and the second transistor being disposed in close proximity to each other.

As to claim 71, Ikeda teaches an electro-optical device comprising the driver circuit.

Page 4

Application/Control Number: 09/899,916

Art Unit: 2674

4. Claims 47, 48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Knapp (WO 99/65011) in view of Myers (US. PAT. NO. 3,443,151).

As to claim 47, Fig. 4 of Knapp discloses a driver circuit for a current driven element (20) comprising a storage capacitor (38), a driving transistor (30) of which gate is connected to the storage capacitor, an operating voltage of the driving transistor being set by the storage capacitor by flowing a data current according to a data signal (see page 10, lines 3-10 for example). Knapp also discloses a transistor (33) for controlling a driving current that flows through the current driven element. Knapp does not disclose using an n-channel transistor and a p-channel transistor for controlling the driving current that flows through the current driven element. However, Myers teaches a driving circuit for a current driven element comprising an n-channel transistor and a p-channel transistor for controlling a driving current that flows through the current driven element (20 and 26 in Fig. 1, or 20' and 26' in Fig. 4, col. 3, lines 37-39). Thus, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the driver circuit of Knapp to comprise an n-channel transistor and a p-channel transistor for controlling a driving current that flows through the current driven element as taught by Myers so as to provide accurate control of the energization of the utilization devices.

As to claim 48, Myers teaches the p-channel transistor and the p-channel transistors are controlled by an identical signal.

### Allowable Subject Matter

5. Claims 35-46, 49-58 are allowed.

Application/Control Number: 09/899,916

Art Unit: 2674

6. Claims 62, 64, 72-75 are objected to as being dependent upon a rejected base claim, but

would be allowable if rewritten in independent form including all of the limitations of the base

claim and any intervening claims.

7. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Regina Liang whose telephone number is (703) 305-4719. The

examiner can normally be reached on Monday-Friday from 9AM to 5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Richard Hjerpe, can be reached on (703) 305-4709. The fax phone number for the

organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305-3900.

REGINA LIANG

ART UNIT 2674

RL 4/16/04 Page 5